All Cities

Popular Cities

  • Alabama
  • Alaska
  • Arizona
  • Arkansas
  • California
  • Colorado
  • Connecticut
  • Delaware
  • Florida
  • Georgia
  • Hawaii
  • Idaho
  • Illinois
  • Indiana
  • Iowa
  • Kansas
  • Kentucky
  • Louisiana
  • Maine
  • Maryland
  • Massachusetts
  • Michigan
  • Minnesota
  • Mississippi
  • Missouri
  • Montana
  • Nebraska
  • Nevada
  • New Hampshire
  • New Jersey
  • New Mexico
  • New York
  • North Carolina
  • North Dakota
  • Ohio
  • Oklahoma
  • Oregon
  • Pennsylvania
  • Rhode Island
  • South Carolina
  • South Dakota
  • Tennessee
  • Texas
  • Utah
  • Vermont
  • Virginia
  • Washington
  • West Virginia
  • Wisconsin
  • Wyoming
    a b c d e f g h i j k l m n o p q r s t u v w x y z 0-9

          Oregon

          city, state, country
          job title, keywords

          Intel MIP Apps and Solutions Engineer Lead in Hillsboro Oregon United States

          Title: MIP Apps and Solutions Engineer Lead
          Location: USA-Oregon, Hillsboro
          Job Number: 703874
          The Intel Custom IA Foundry group within TMG chartered to serve new products is looking for qualified candidate with alignment and experience in the required areas described below to join its Memory Applications Engineering team. The key function is Memory IP development engineering that involves diverse aspects of enabling and implementation of advanced memory macros for use in target customer products.

          IND123
          Qualifications:
          Minimum of 10 years of design experience with memory circuits, layout, technology development and analog design.

          Job Requirements:

          - Demonstrate experience in SRAM circuit design with strong foundation in process/design interactions at circuit and layout levels
          - Demonstrate experience with working knowledge of memory IP design tradeoff for area/power/performance
          - Analog circuit design expertise to implement and improve existing circuit designs for SRAM assist, dual supplies, DRAM building blocks and Fuse design. Exposure and background in NVM memory and 3D stacking desired.
          - Demonstrate experience in circuit simulations for memory and analog designs
          - Demonstrate experience in memory IP providers and memory compilers including third part vendors desired
          - Demonstrate experience in analytical circuit modeling to predict memory macro area/power/speed for design configurations
          - Demonstrate experience in large signal memory designs including dual and multi-ported register files, ROM, and queue structures
          Job Category: Engineering
          Full/Part Time: Full Time
          Job Type: Experienced

          Share